Resistive switching (RS) behavior has attracted increasing attention due to its application in the next generation nonvolatile resistance random access memory (ReRAM). The RS behavior originates from repeated resistance changes between high resistance state (HRS) and low resistance state (LRS), and is controlled by an external electrical field with opposite polarity. This type of memory devices, generally composed of metal-insulator-metal structures, has many merits for applications such as high-density, high-speed, and low-power consumption. Till now, the RS phenomena have been observed in a variety of materials such as transition metal oxide (TMO)[@b1][@b2][@b3][@b4][@b5][@b6][@b7], perovskite oxide[@b8][@b9][@b10][@b11][@b12], and organic polymers[@b13]. Moreover, some mechanisms, such as formation/rupture of conducting filament[@b14][@b15][@b16], alteration of Schottky barrier[@b17], migration of oxygen vacancies[@b18][@b19], trapping/detrapping of charge carriers[@b20][@b21], and Mott transition[@b22], have been introduced to explain the origin of RS properties.

Owing to a wide direct bandgap of 3.37 eV and a large exciton binding energy of 60 meV, ZnO is an important material, ideally suited for applications in optoelectronic and electronic devices. Recent researches have shown that ZnO-based thin films have good RS characteristics as well and are very promising for ReRAM application. Bipolar RS characteristics have been observed in TiN/ZnO/Pt, Ag/ZnO/Pt, Au/ZnO/ITO, Cr/ZnO/Pt, Cu/ZnO/Pt, and Al/ZnO/Si film devices[@b23][@b24][@b25][@b26][@b27][@b28]. Additionally, Zn~2~SnO~4~ is also an n-type transparent conducting oxide (TCO) material with a bandgap of 3.6 eV and an electron mobility of 10--15 cm^2^ V^−1^s^−1^ [@b29]. When Zn~2~SnO~4~ is coupled with ZnO, II-type heterostructure can be formed at their interface since its conduction band (CB) is lower than that of ZnO[@b30]. Thus, electron-hole pairs can be separated, and consequently, electrons will migrate to Zn~2~SnO~4~ while holes will migrate to ZnO.

For traditional RS memory devices, it is difficult to realize the scale-down of multibit storage to the size of a single memory cell due to the geometric configuration of these devices, and furthermore, the high operating voltage also limits the applications of such devices in integrated circuits. However, two-terminal one-dimensional (1D) nanostructure based RS memory devices have the great advantages of a simple fabrication process, lower power consumption, fast write/read speed and high-density storage, and therefore, numerous efforts have been devoted to the construction of high-performance RS memory devices from 1D nanostructures at present[@b31][@b32]. In spite of extensive studies, the underlying physical mechanism, especially on the nanoscale, is still highly controversial. For nanostructures, surface states are very important in determining their physical properties due to very large surface-to-volume ratio. In particular, Fermi level pinning at surface states is expected which would result in band bending and depleted regions in the vicinity of surfaces and/or interfaces. In order to meet the ever-increasing demand in device performance, it is necessary to tailor the properties of semiconductors which can be done by design and controlled fabrication of new nanostructures. In contrast, the application of composite oxides has been rarely explored although single TMOs have been under extensive research. In comparison with single oxides, composite oxides can form heterojunction, which have more freedom to tune the physical properties of the heterostructure by selecting the materials with different energy bands.

In this work, we demonstrate two-terminal nonvolatile RS memory devices based on Ohmic contacted Ag-ZnO/Zn~2~SnO~4~-Ag structures, where ZnO/Zn~2~SnO~4~ core/shell radial heterostructure nanowires were grown by a polymeric sol--gel approach followed by a post-annealing. The DC voltage bias was applied to the two ends of Ag electrodes during the electrical measurements. At ZnO/Zn~2~SnO~4~ heterointerface, the lattice mismatch results into the presence of interface states, served as a charge trap or mediator, namely, the storage medium for the memory.

Results
=======

The X-ray diffraction (XRD) pattern \[[Fig. 1(a)](#f1){ref-type="fig"}\] of the as-grown product presents clear evidence that the nanostructures are composed of two crystalline phases, that is, diamond-cubic Zn~2~SnO~4~ (JCPDS file: 24-1470) and wurtzite-hexagonal ZnO (JCPDS file: 36-1451). No characteristic peaks from other crystalline forms are detected in the XRD pattern. Low-magnification field-emission scanning electron microscopy (FESEM) observation ([Figure 1b](#f1){ref-type="fig"}) reveals that the as-prepared product consists of a great quantity of wire-like nanostructures with typical lengths in the range of several to several tens of micrometers. These wire-like structures are randomly oriented, and most of them are slightly bent. Shown in [Fig. 1(c)](#f1){ref-type="fig"} is the typical low-magnification bright-field transmission electron microscopy (TEM) image of the as-grown product. The product displays different contrasts from edge to core. The nanostructures are sheathed with the outer layer of a shallow contrast along the "wire" axis directions and the middle layer shows darker contrast, suggesting the formation of core/shell heterostuctures. The sharp interface between inner core and outer wall clearly shows that ZnO nanowires are fully sheathed by Zn~2~SnO~4~ layer along the entire length. The selected area electron diffraction (SAED) pattern \[inset in [Fig. 1(c)](#f1){ref-type="fig"}\] indicates a superposition of two sets of single-crystal diffraction spots, which can be indexed to cubic Zn~2~SnO~4~ with \[121\] zone axis and hexagon ZnO with \[120\] zone axis, revealing the epitaxial relationship of , and . The corresponding structure model of hexagon ZnO (upper) and cubic Zn~2~SnO~4~ (lower) projected along \[120\]*~hexagon~* and \[121\]*~cubic~* is inset in [Figure 1b](#f1){ref-type="fig"} and clearly reveals their orientation relation. ZnO has a hexagonal crystal structure with lattice constants a = 0.3249 and c = 0.5206 nm, and Zn~2~SnO~4~ has a cubic crystal structure with lattice constants a = 0.8650nm. The lattice mismatch is about −10% between (001)*~ZnO~* and and −6.2% between and (in reference to ZnO). Therefore, there exist quantities of stress at the ZnO/Zn~2~SnO~4~ interface owing to the lattice mismatch. [Figure 1d](#f1){ref-type="fig"} is a high-resolution TEM image, taken from the heterostructure interface region of an individual ZnO/Zn~2~SnO~4~ nanowire, which shows the detailed interface structure between the inner ZnO core and outer Zn~2~SnO~4~ shell. The fast Fourier transform (FFT) analysis \[inset in [Fig. 1(d)](#f1){ref-type="fig"}\], taken from the outer shell, can be indexed to a cubic Zn~2~SnO~4~ with \[121\] zone axis. Due to the coating of Zn~2~SnO~4~ on the surface of ZnO nanowires, the atom resolution image of inner core cannot be observed effectively. Due to the incorporation of some Sn atoms into ZnO lattice, additionally, the growth of ZnO is along direction rather than c-axis \[001\].

The enlarged optical image and the schematic structure of the RS memory are respectively inset in [Fig. 2(b) and (d)](#f2){ref-type="fig"}, which consist of a ZnO/Zn~2~SnO~4~ nanowire that is in contact with Ag electrodes on an Al~2~O~3~ substrate. The typical two-terminal current-voltage (I-V) characteristics of the Ag-ZnO/Zn~2~SnO~4~-Ag memory cell are described both in linear and semilogarithmic scales, as shown in [Fig. 2(a) and (b)](#f2){ref-type="fig"}. The electrical measurement was performed by a DC voltage sweep mode at a frequency of 0.1 Hz at room temperature and all the bias voltages were applied to the two end Ag electrodes of heterostructure nanowires. As can be seen, the voltage was swept in a range of −2 to 2 V. It is observed that, with the increase of the applied voltage from 0 to 1.5 V (part 1), the device is originally in the high-resistance state (HRS) and then the output current of the device increased abruptly at about 1.5 V, switching from HRS to low-resistance state (LRS). Thus, a set process occurs at about 1.5 V (V~set~). Afterward, when the voltage was swept to a negative value, the device current is still LRS (part 4). As the voltage is subsequently decreased toward negative values from 0 to −1.5 V (part 5), however, the device current shows a high-resistance OFF state, indicating that the formed low-resistance ON state can be eliminated by being applying a reverse bias. When the reverse bias voltage exceeded a certain negative value of about −1.5 V, the device changes back to the low-resistance ON state. Therefore, the resistance change is almost symmetric when the voltage sweeps cyclically. At about 1.5 V, we obtain an extremely large memory window (R~HRS~/R~LRS~) which makes the device easy to be utilized. The resistance switching ratio is given by where R~HRS~ and R~LRS~ denote the high resistance state and low resistance state, respectively. According to the [Equation 1](#m1){ref-type="disp-formula"}, the resistance switching ratio of the ZnO/Zn~2~SnO~4~ nanowire is about 4.4.

The two-terminal Ag-ZnO/Zn~2~SnO~4~-Ag Ohmic contacted devices exhibit a symmetric resistance switching characteristic upon being applied a cyclic sweep voltage. More interestingly, however, the forward resistance of device can be restored to pristine HRS after being applied a reverse bias voltage, namely, reset process. Therefore, they can be used as RS memory, and the measurement is shown in [Fig. 3](#f3){ref-type="fig"}. It can be seen that the information can be set/written by applying a relatively high voltage of 2 V at the two ends of Ag electrodes, read by applying a relatively low voltage of 0.3 V, and reset/erased by applying a reverse bias voltage of −0.5 V.

Resistive memory requires high reliability for practical applications. To verify the reproducibility and stability of the RS effects, the repeating sweep cycling was performed on the Ag-ZnO/Zn~2~SnO~4~-Ag memory cell. As shown in [Fig. 3](#f3){ref-type="fig"}, a single selected cell was tested under the DC sweeping mode by conducting a series of successive set/reset cycles. It is observed for 8 repeated switching.

Discussion
==========

From the resistance change, the RS behavior of the memory cell seems to exhibit a quasi-unipolar RS nature since the device can both be switched to the LRS in the two different directions of nanowire-based memory cell. Compared with the classic unipolar RS, however, the reset process does not occur in the same bias direction as the set process. In additional, LRS in a forward direction can be restored to HRS by being applied a reverse voltage. These results indicate that the device is composed of two back-to-back bipolar RSes rather than a single classic unipolar or bipolar RS, and furthermore, they exist near the two end electrodes of device, respectively. Although the nature of RS and related charge transport process on microscale in meta-semiconductor-metal structures has been extensively proposed[@b14][@b15][@b16][@b17][@b18][@b19][@b20][@b21][@b22], the core/shell NW-based RS is obviously different from the classic unipolar and bipolar RS. The electronic injection into/from interface states, controlled by being applied a bias voltage, should be a dominant mechanism in our RS nanodevices. In light of the above structural characterization, the principle of the Ag-ZnO/Zn~2~SnO~4~-Ag memory cell can be easily understood from the energy-band diagram depicted schematically in [Fig. 4](#f4){ref-type="fig"}. The electron affinity of ZnO (*χ~ZnO~* = 4.35 *eV*) is lower than that of Zn~2~SnO~4~ (*χ~ZnO~* = 4.5 *eV*)[@b33]. When they contact each other, therefore, II-type band alignment would be obtained based on their electron affinity and energy gap calculation. However, they are both n-type wide bandgap semiconductors because of the oxygen vacancies in an un-doped ZnO and Zn~2~SnO~4~[@b34], and moreover, the lattice mismatches at their heterointerface, verified by the TEM and SAED analysis, Thus, quantities of acceptor-type centers exist at their heterointerface, and thus the electrons in nanowire interior can diffuse onto the interface states, and correspondingly, the CB and valence band (VB) bend upward and simultaneously form a low-conductivity depletion layer near their interface, that is, the formation of interface states. As a consequence, the interface potential barrier prevents charges from freely passing through at their heterointerface in the equilibrium state[@b35]. Because the work function of Ag (Φ*~Ag~* = 4.26 *eV*) is lower than the electron affinity of n-type Zn~2~SnO~4~[@b36], it can form Ohmic contact when Ag is in contact with ZnO/Zn~2~SnO~4~ heterostructures, and moreover, the I-V curves both exhibit linear characteristics under OFF and ON states. Therefore, there exists no barrier at the Ag electrodes and heterostructure nanowire interface, and the Zn~2~SnO~4~ shell only serves as a resistor.

When one end of the device is applied a negative bias voltage, the direction of external electrical field is just the same as the electron diffusion direction of nanowire interior, namely reverse bias. Therefore, it is difficult for electrons to cross the heterointerface at a relatively low negative bias voltage. As a consequence, only the Zn~2~SnO~4~ shell can contribute to the conductivity, and the device shows a HRS. At a relatively high bias voltage, however, the external electrons can be injected into interface states from the electrode applied a negative voltage and then captured by acceptor-type centers, resulting into the filling of interface states by the external electrons, and correspondingly, the electronic drift increases toward the interior of nanowires, and the energy band moves downward. As a result, the interface potential barrier height and the depletion layer width decrease. The effective barrier height *ϕ~eff~* is related to the depletion width (*λ*) on the two sides of the interface as[@b19][@b20][@b21] where *e* is the electronic charge, *N~d~* is the doping density, and *ε* is the dielectric constant of semiconductor.

When the depletion width *λ* is lower than the mean free path of electrons, it will be very easy for electrons to cross the interface by tunneling mechanism[@b35]. With further increasing negative bias voltage, the interface potential barrier will eliminate eventually. For the core ZnO, it is highly doped by Sn. At a relatively low bias voltage, its nonequilibrium carrier density is much lower than the doping concentration. Once the surface potential barrier eliminates, almost all of the external electrical field will be imposed on the core ZnO, which can induce impurities to ionize, resulting into a rise of Fermi level. Moreover, it is very easy for Fermi level to exceed CB level, leading to a formation of degenerate semiconductor. At this transition point, therefore, *R~ZnO~* decreases as well. This process of resistance mutation leads to the ON state (LRS) for the memory, corresponding to a write/set operation for the memory. In ON state, the Zn~2~SnO~4~ shell and ZnO core both contribute to the conductivity, and the overall macroscopic resistance of memory cell can be expressed as where and *R~ZnO~* correspond to the resistance of Zn~2~SnO~4~ and ZnO, respectively. Because their Fermi levels of n-type ZnO core and Zn~2~SnO~4~ shell are both higher than their CB levels, namely, degenerate semiconductor. Therefore, their currents can both show linear properties before and after switching.

On the contrary, when the other end of the device is subjected to a positive voltage, electrons will be injected from the interface states into the electrode, and thus, the electrons in nanowire interior will diffuse into the acceptor centers of interface states. Correspondingly, the interface potential barrier height and depletion layer width increase. Although the interface potential barrier rises, it is forwardly biased, and hence, electrons can pass through this interface barrier if the applied voltage direction remains unchanged. However, when this electrode is re-subjected to a relatively low negative voltage, this barrier will be reversely biased, and consequently, the device can be switched back to the high-resistance OFF state. This indicates that the written information in one direction can be erased by being applied a reverse voltage. With the magnitude of the negative bias exceeding to the threshold filling, the interface states will be filled again and then the device is changed back to the ON state, indicating that the information in core/shell nanowire-based memory cell can both be written in two different directions by be applying a relatively high voltage. It is due to the injection of electrons into/from interface states, controlled by being applied negative/positive bias that the interface states can be eliminated/created. As a consequence, the device exhibits ON/OFF state, which enable core/shell nanowires to be used as memory and store information. Furthermore, Zn~2~SnO~4~ shell and ZnO core both contribute to the device conductivity in the ON state, while only Zn~2~SnO~4~ shell contributes the device conductivity in the OFF state. At a relatively high DC voltage, additionally, the interface states will be filled near the electrode subjected to a negative voltage, while it will be created near the one subjected to a positive voltage, and therefore, the resistance of the two-terminal device can show a symmetric variation upon being applied a cyclic sweep voltage.

In summary, we have demonstrated that the nanowire-like core/shell radial heterostructures can not only show RS characteristics but serve as a memory in two-terminal Ohmic contact devices. The devices show high performance of their storage characteristics such as their high-resistance on/off ratio and low operating voltage. It is different from the classic unipolar and bipolar RS, which is composed of two back-to-back bipolar RSes. The device resistance changes symmetrically when the applied voltage sweeps cyclically. With increasing voltage to about 1.5 V, its resistance changes from HRS into LRS, and then the resulting LRS can change back to HRS by being applied a reverse voltage. The interface states, resulting from the lattice mismatch at ZnO/Zn~2~SnO~4~ heterointerface, dominate the conduction mechanisms of RS. The injection of external electrons into/from the acceptor-type interface states when the end electrode of heterostructure nanowires is subjected to a relatively high negative/positive voltage, resulting into the elimination/creation of interface potential barrier, which make the device function like a floating gate memory, This study demonstrated that the core/shell radial heterostructure nanowires have excellent properties for the application in the next-generation nonvolatile resistance random access memory with high-density and high-performance.

Methods
=======

Zn~2~SnO~4~-sheathed ZnO core/shell heterostructure nanowires employed in this work were synthesized by a polymeric sol--gel approach followed by a post-annealing. Zn(NO~3~)~2~·6H~2~O, SnCl~2~**·**2H~2~O, citric acid, and ethylene glycol were added to de-ionized water. A sol was formed at 80°C, and subsequently polymerized to a gel at 150°C. The solid gel was prepyrolyzed at 400°C to form a Zn--Sn--C--O amorphous composite precursor. The resulting precursor was ground, placed in a ceramic crucible covered with a ceramic lid, and then put into a box furnace and heated at 1000°C for 120 min. The resulting sample was studied and analyzed by X-ray diffraction (XRD, RIGAKU D/max-3b), field-emission scanning electron microscopy (FESEM, FEI Quanta 200F), and high-resolution transmission electron microscopy (HRTEM, JEOL 2010) to evaluate the crystal structure and morphology.

For the device preparation, the ZnO/Zn~2~SnO~4~ heterostructure nanowires were dispersed on an Al~2~O~3~ substrate and the two-terminal Ag contacts of an individual nanowire device are fabricated by semi-dried silver paste. And then, a post-annealing under N~2~ atmosphere at 400°C for 10 min is required to minimize the contact resistance. Electrical measurements were carried out by a synthesized function generator (Stanford Research System Model DS345) and a low-noise current preamplifier (Stanford Research System Model SR570).
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![Structural characterization of ZnO/Zn~2~SnO~4~ core/shell heterostructure nanowires.\
(a) XRD pattern of the product, showing that it is composed of Zn~2~SnO~4~ and ZnO. (b) FESEM image. (c) Low-magnification bright-field TEM micrograph of ZnO/Zn~2~SnO~4~ nanowires, showing a typical core/shell heterostructure with dark core and light shell. (d) High-resolution TEM image, taken from the core/shell heterostructure interface area, the inset in (d) corresponds to the FFT pattern of outer shell.](srep03249-f1){#f1}

![(a) Typical I-V characteristics of the Ag-ZnO/Zn~2~SnO~4~-Ag RS memory device in linear scale, the numbered arrows (1--8) indicate the sweep direction. (b) I-V characteristics in semilogarithmic scale, the inset in (b) shows an enlarged optical image of the RS memory device based on an individual core/shell heterostructure. (c) Under voltage sweeps, the current response (blue curve) to voltage (red curve), and applying triangle wave voltage with an amplitude of 2.0 V and a frequency of 0.1 Hz. (d) An enlargement of a brown dashed frame in (c), the inset shows the schematic structure for the electrical measurement of the device.](srep03249-f2){#f2}

![(a) Write/read access of RS cell as a memory, the red curve corresponding to applied voltage and the blue curve corresponding to respondent current. (b) an enlargement of a brown dashed frame in (a), showing a detail set/reset access, the information can be written/set by a relatively high voltage of 2 V, read by a relatively low voltage of 0.3 V, and erased/reset by a reverse biased voltage of −0.5 V.](srep03249-f3){#f3}

![Schematic representation of the band alignment for RS of n-type Zn~2~SnO~4~/n-type ZnO core/shell heterojunction.\
(a) Before contact. (b) At a zero or relatively low bias voltage, the presence of interface states induces the depletion region with high barrier near the heterointerface, and forms a back-to-back contacted diode for the core ZnO. (c) At a relatively high bias voltage, the interface states are filled near the electrode subjected to a negative voltage, resulting into a disappearance of interface potential barrier, the device changes from HRS into LRS. However, the interface states are created near the electrode subjected to a positive voltage, and correspondingly, electrons are injected from the interface states into the electrode, and the interface potential barrier increases and the energy band moves upward. The insets on the top of (b) and (c) are the schematic diagrams of corresponding electric circuit.](srep03249-f4){#f4}
